. One VFE channel block diagram: a charge pre-amplifier is followed by three shapers, two shapers for the filtering and one fast shaper for the auto-trigger; the analog data is stored in an analog memory (SCA) before being processed by the ADC .
. One VFE channel block diagram: a charge pre-amplifier is followed by three shapers, two shapers for the filtering and one fast shaper for the auto-trigger; the analog data is stored in an analog memory (SCA) before being processed by the ADC .
This front end chip is embedded in detector. Concerning radiations, a rad hard technology is not required, so the prototype has been developped with the 0. 
II. CHOICE OF THE CONVERTER ARCHITECTURE A. Requirements for the Ecal
Recalling requirements for the Ecal, the resolution needed for the ADC is 12 bits, with a very compact structure. Concerning the time of conversion, 500 JLS are available to convert all the datathe maximum five data events stored in the analog memories. It means each dat has to be converted within a maximum time of 100 JLS. Moreover, the maximum integrated consumption for the ADC has been fixed to 10 % of the total power budget of the very front end electronics that means 2.5J-LW. The cyclic architecture is well adapted to the requirements of the very front end converter of the electromagnetic calorimeter. Abstract-A custom 12-bit Analog-to-Digital Converter (ADC) has been designed. It is dedicated to the very-front-end electronics of the electromagnetic calorimeter (Ecal) of the International Linear Collider (ILC). A cyclic architecture, with a resolution of 2 bits per cycle has been chosen. Its compactness allows the use of one ADC per channel which simplifies the layout of the final 64-channel very-front-end chip and preserve the signal integrity. In order to optimize the ratio between the sampling rate and the power consumption, an enhanced design is proposed. It involves the use of a single amplifier shared between two parallel capacitor arrays. The power consumption is then limited to 4 mW, and with the use of a power pulsing with the duty ratio of ILC, an integrated power consumption of 0.12 M W is expected. The time conversion of 7 MS obtained with a clock frequency of 1 MHz is shorter compare to the 500 MS foreseen for AID conversion. The building blocks which are the operational amplifier and the comparator have been previously validated in a 10-bit pipeline ADC, but they have been optimized to fulfil the 12-bit resolution and speed performance required. A prototype chip has been layouted using the 0.35 Mm CMOS technology of Austriamicrosystems. Measurements show that the Differential Non-Linearity and Integral Non-Linearity are respectively within a ±1.2 LSB range and a ±1 LSB range, with a noise limited to 0.9 LSB @ 68 % CL.
Index Terms-ADC, comparator, amplifier, ILC, CALICE, calorimeter, very-front-end electronics.
I. INTRODUCTION

A
Custom Analog-to-Digital Converter (ADC) is presented in this paper. It is involved in the ambitious R&D on the very-front-end electronics of the electromagnetic calorimeter (Bcal) of the International Linear Collider (ILC). This calorimeter requires an efficient very-front-end readout electronics to process the 10 8 channels of the detector. A measurement of particle energy with a dynamic range of 15 bits and a precision of 8 bits is mandatory. As represented in Fig. 2 , those requirements are solved using a wide dynamic range charge amplifier followed by a dual gain shaper and a 12-bit precision ADC. Moreover, the minimal cooling available for the embedded readout electronics imposes an ultra-low power limited to 251LW per channel. This objective will be reached thanks to the timing of ILC ( Fig. 1) , which allows the implementation of a power pulsing with a duty ratio of 1 %. Its compactness allows the use of one ADC per channel in order to simplify the layout of the final multi-channel chip. Moreover, the length of the sensitive analog wires can be limited in order to preserve analog signal integrity. The calibration is simplified when each channel is made of a complete analog to digital processing chain. The cyclic ADC is also well adapted to answer to the low power intermediate speed conversion required.
B. The Cyclic Architecture
The global architecture is shown in Fig. 3 . It consists of a single stage with the output fed back to the input. The resolution of the subranging ADC is 2 bits in order to be insensitive to the offset voltage of the comparators. At each conversion phase, one effective bit and D.S-bit redundancy are delivered. The two bits are acquired by a flash DAC which delivers the reference voltage needed for the next conversion phase. This architecture presents an optimum tradeoff between integration, resolution, consumption and speed.
III. DESIGN OF THE CYCLIC ADC
A. Gain 2 amplifier
The main issue of the design of the cyclic ADC is the accuracy of the gain 2 amplification which gives the resolution of the ADC. As this gain is made with a artio of capacitors, the matching aspect of these capacitors is very critical. For a resolution of 12 bits, the matching must be better than A =~x vln-is the maximum tolerable error gain.
To obtain the 12 bits resolution needed, the minimal open loop gain of the amplifier, A OL , must be,
( )
2) The bandwith amplifier: Assuming the clock frequency used for the ADC is Felk = 1 MHz, the open loop gain of the amplifier can be expressed as is,
Considering that 1 >> (I3XA~L(O»}, the closed loop gain of the amplifier can be defined as,
With, f IL = f 3dB X A OL (0) In temporal domain, the output of the amplifier must be obtained with a 12 bits accuracy to obtain the required resolution for the ADC.
Considering that the time required to obtain 12 bits resolution must be inferior to the clock frequency, t < fC~k' the conditions for the bandwith amplifier are given by,
fM~21f ( 
C. Capacitor array
The minimal size for capacitance to have a 12 bits resolution is defined by this formula.
JI2 -JI2 -C
• U max maximum output signal, 2 V;
• N : ADC resolution, 12 bits; The cyclic ADC works in two main cycles, one is the sampling phase (phase 1) and the other one is the amplification phase (phase 2). During the phase 1, QIC 3 == C 3 Yin, QIC/l == C 4 Yin' During the phase 2, there is a charge conservation and we obtain, Q 2C3 + Q2C 1 == QIC 3 + QIC1' C 3 Vs + C 4 Vref == C 3 Yin + C 4 Yin. If C 3 == C4 , we obtain, Vs == (2 X Yin -Vrcr)
This approach doesn't take into account three parameters
The open loop gain amplifier is not infinity;
The input capacitance, Cin of the amplifier is not zero; A time constant due to the amplifier, 12 bits resolution needs t == 8.3r, with r the time constant of the amplifier.
Considering the three parameters, the formula is, [2],
1+ 1 0 +t he configuration is swapped as represented in the bottom part of Fig. 4 . Comparators perform the flash digital conversion and deliver two bits to the corresponding DAC which fixes the value of the voltage reference subtracted during the next clock phase. This structure requires twice comparators and DAC compared to the basic one, it means four comparators and two DAC. The total time to obtain the 12-bit data is reduced to (6+1) clock periods. 
D. The comparator
The architecture of the comparator is the same as the one previously designed for a 10-bit pipeline ADC [4] . The main characteristics are reported in table II. 
IV. CHARACTERISTICS OF THE ADC
Considering Ecal requirements, a cyclic ADC has been designed. It presents a 12-bit resolution with a clock frequency of 1 MHz and a conversion rate of 143 kS/s. The power consumption is limited to 4 mW with a power supply of 3.5 V. The simplified schematic view of the cyclic ADC is given in Fig.4 . In order to reject the common mode noise, a fully differential structure has been adopted, but for simplicity the schematic has been drawn with single ended signals. Fig. 4 shows that, in order to optimize power consumption, a single operational amplifier is shared between two identical capacitors arrays. During the clock phase (PHASE 1), capacitors Cl and C2 are fed back to the amplifier, when capacitors C3 and C4 are used for sampling the amplifiedby-two signal. During the opposite clock phase (PHASE 2), 
VII. MEASUREMENTS
A first prototype circuit of a 12-bit cyclic ADC has been designed using the 0.35 J.lill CMOS technology of Austriamicrosystems, and the ten chips bounded tested. Measurements of the cyclic ADC have been carried out thanks to a dedicated test bench illustrated on Fig. 6 . A 16-bit resolution DAC generates the analog signal VII" to the input of the ADC under 
B. Noise
test. This DAC is controlled by a PC through an USB link and a FPGA circuit. The DC input signal is processed by the ADC under test and the resulting data DADC of the analog-to-digital conversion is acquired by the PC. Only static measurements are performed with this test bench. 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 Code ( With the nominal clock frequency, the noise is lower than 0.9 LSB all over the 2.0 V dynamic range. When the clock frequency is increased to 2 MHz, the noise increases as the input voltage does. We can observe on the plot that the noise rises by step when the input voltage overcomes the value of the threshold voltages. The additional noise is then induced by the reference voltages. Decoupling outside the chip is not sufficient and the implementation of decoupling capacitors inside the chip is relevant to improve noise performance at higher clock frequency.
r.r.. 
c. Power pulsing
A power pulsing system has been implemented in the chip. This function has been tested down to a duty cycle of 3 % with a clock frequency of 1 MHz. The total time to perform one analog to digital conversion is increased from 7 to 8 f-LS when the power pulsing is functionning. As shown by the linearity curve on Fig. 11 , the linearity is not deteriorated by the use of the power pulsing.
Input VoltaRe (Vj
IX. CONCLUSION
A cyclic ADC has been designed using the 0.35 f-Lill CMOS technology of Austriamicrosystems. It presents a resolution of 12 bits with a clock frequency of 1 MHz and the conversion rate is 143 kS/s. The power consumption is limited to 4 mW with a power supply of 3.5 V. A power pulsing has been implemented reducing the integrated consumption per conversion to 0.12/1,W in the ILC timing condition. The performance of the ADC has been measured. The INL is within a ± 1.2 LSB range, when the DNL is within a ± 1 LSB range. This compact 12-bit low power ADC fulfil the requirements of the very front end for the electromagnetic calorimeter of the International Linear Collider. Fig.l1 . Integral Non-Linearity with (black) and without (red) power pulsing.
The decrease of the consumption versus the duty cycle is reported in Fig.12 . 
VIII. SUMMARY OF THE PERFORMANCE OF THE ADC
